



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/788,174	02/15/2001	Kenneth C. Yeager	062986.0174	4017

7590

09/30/2003

Charles S. Fish, Esq.
Baker Botts L.L.P.
Suite 600
2001 Ross Avenue
Dallas, TX 75201-2980

EXAMINER

PUENTE, EMERSON C

ART UNIT

PAPER NUMBER

2184

DATE MAILED: 09/30/2003

3

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/788,174

Applicant(s)

YEAGER ET AL.

Examiner

Emerson C Puente

Art Unit

2184

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 15 February 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☐ Claim(s) _____ is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-15 are rejected under 35 U.S.C. § 103(a) as being unpatentable over US Patent No. 6,618,775 of Davis in further view of US Patent No. 5,491,793 of Somasundaram et al. referred hereinafter "Somasundaram".

In regards to claim 1, Davis discloses an integrated circuit comprising:

a central processing unit (see column 3 lines 44-47);

a trace recorder operable to capture selective information passed from the central processing unit to the memory (see figure 4 and column 3 lines 44-47);

However, Davis fails to disclose:

an instruction cache in communication with the central processing unit;

a data cache in communication with the central processing unit;

Somasundaram discloses "to reduce access time of instruction/data, CPU employs an hierarchical memory architecture. Under such memory architecture, instruction and data from the external memory are first staged respectively into an 32-bit wide instruction cache and a 32-bit wide data cache" (see column 4 lines 45-50).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Davis for the memory to include an instruction cache in communication with the central processing unit and a data cache in communication with the central processing unit, such that a trace recorder operable to capture selective information passed from the central processing unit to the instruction and data cache. A person of ordinary

Art Unit: 2184

skill in the art would have been motivated to make the modification to Davis because Davis discloses memory, and instruction and data cache reduce access time of accessing instructions and data, as per teaching of Somasundaram.

In regards to claim 2, Davis discloses wherein the trace recorder is operable to capture information pursuant to a triggering event (see column 3 lines 44-47).

In regards to claim 3, Davis discloses a trace recorder is operable to maintain captured information prior to and associated with the triggering event (see column 8 lines 20-40).

In regards to claim 4, Davis discloses wherein the trace recorder is operable to capture information subsequent to and associated with the triggering event (see column 8 lines 20-40).

In regards to claim 5, Davis discloses wherein the trace recorder is operable to capture information associated with the triggering event prior to and subsequent to the triggering event (see column 8 lines 5-40).

In regards to claim 6, Davis discloses wherein the trace recorder is operable to inhibit capturing of information (see figure 9 items 912, 944 and column 7 lines 20-67).

In regards to claim 7, Davis discloses wherein the trace recorder is operable to provide captured information to a device external to the integrated circuit (see column 3 lines 48-49).

In regards to claim 8, Davis discloses wherein the trace recorder is operable to store captured data in non consecutive storage locations (see column 4 lines 5-20).

In regards to claim 9, Davis discloses wherein the trace recorder is operable to capture data every Nth operating cycle (see column 7 lines 40-45 and column 8 lines 5-20)

In regards to claim 10, Davis discloses wherein the trace recorder is operable to maintain captured information associated with a first trigger event despite the occurrence of a second trigger event (see column 4 lines 5-20).

In regards to claim 11, Davis discloses a method of recording trace data in a microprocessor based integrated circuit, comprising:

identifying a triggering event (see column 3 lines 44-47);

capturing information transferred from a central processing unit to a memory (see figure 4 and column 3 lines 44-47)

However, Davis fails to disclose

Art Unit: 2184

capturing information transferred from a central processing unit to an associated instruction cache pertaining to the triggering event;

capturing information transferred from a central processing unit to a data cache pertaining to the triggering event.

Somasundaram discloses "to reduce access time of instruction/data, CPU employs an hierarchical memory architecture. Under such memory architecture, instruction and data from the external memory are first staged respectively into an 32-bit wide instruction cache and a 32-bit wide data cache" (see column 4 lines 45-50)

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Davis for the memory to include an instruction cache and a data cache, such that recording trace data comprises capturing information transferred from a central processing unit to an associated instruction cache pertaining to the triggering event and capturing information transferred from a central processing unit to a data cache pertaining to the triggering event. A person of ordinary skill in the art would have been motivated to make the modification to Davis because Davis discloses memory, and instruction and data cache reduce access time of accessing instructions and data, as per teaching of Somasundaram.

In regards to claim 12, Davis discloses wherein information pertaining to a triggering event is captured prior to the triggering event (see column 8 lines 20-25).

In regards to claim 13, Davis discloses wherein information is captured in non-consecutive storage locations (see column 4 lines 5-20).

In regards to claim 14, Davis discloses outputting captured information (see column 3 lines 48-49).

In regards to claim 15, Davis discloses wherein information is captured for every Nth cycle associated with the operation of the central processing unit (see column 7 lines 40-45 and column 8 lines 5-20).

Claims 16-20 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Davis in further view of Somasundaram and Microsoft computer dictionary 3rd ed. referred hereinafter "Microsoft".

In regards to claim 16, Davis discloses a trace recorder for a microprocessor based integrated circuit, comprising:

- a memory array operable to capture information passed from a central processing unit to a memory of the integrated circuit (see figure 9 item 910);

- a trigger control register operable to initiate information capture (see figure 7 item 750);

- a capture control register operable to determine how information is to be captured and maintained (see figure 7 item 770);

Davis further discloses the use of address counter, which is used to determine where information is to be captured within the memory array (see column 7 lines 39-45).

However, Davis fails to explicitly disclose:

- an order map register operable to determine where information is to be captured within the memory array

- to capture information passed from a central processing unit to instruction and data caches of the integrated circuit

Microsoft discloses a register as a high-speed memory used to hold data for a particular purpose (see page 402 search term "register").

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a register with the address counter. A person of ordinary skill in the art would have been motivated because Davis discloses generating address for the lowest RAM address to the high RAM address (see column 7 lines 40-42), and having a register would provide a means to store the current RAM address, thus enabling determining where information is to be captured within the memory address. Furthermore, Davis discloses when a trigger occurs, data is read out from the oldest data to the newest data (see column 8 lines 5-25). A register storing the current value would provide a reference to the oldest data.

Furthermore, Somasundaram discloses "to reduce access time of instruction/data, CPU employs an hierarchical memory architecture. Under such memory architecture, instruction and data from the external memory are first staged respectively into an 32-bit wide instruction cache and a 32-bit wide data cache" (see column 4 lines 45-50)

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Davis for the memory to include an instruction cache and a

Art Unit: 2184

data cache, such that information is captured from the central processing unit to instruction and data caches of the integrated circuit. A person of ordinary skill in the art would have been motivated to make the modification to Davis because Davis discloses memory, and instruction and data cache reduce access time of accessing instructions and data, as per teaching of Somasundaram.

In regards to claim 17, Davis discloses an inhibit mask register operable to selectively inhibit capturing of information (see column 5 lines 63-67).

In regards to claim 18, Davis discloses control logic operable to access the memory array according to the trigger control register, the capture control register, and the order map register. (see figure 9 items 920, 960 and 930 and column 7 lines 10-67).

In regards to claim 19, Davis discloses control logic generates memory addresses to the memory array (see figure 9 items 920, 960 and 930 and column 7 lines 10-67).

In regards to claim 20, Davis discloses wherein the information is captured prior to and subsequent to a triggering event (see column 8 lines 20-40).

Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

See Form PTO-892.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Emerson Puente, whose telephone number is (703) 305-8012. The examiner can normally be reached on Monday-Friday from 8:00AM- 5:00PM, first Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, *Robert Beausoliel*, can be reached on (703) 305-9713 or via e-mail addressed to [*robert.beausoliel@uspto.gov*]. The fax number for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.


Art Unit: 2184

Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [emerson.puente@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.

Any inquiry of a general nature or relating to the status of this application should be directed to the receptionist whose telephone number is (703) 305-3900.

Emerson Puente
9/16/03


ROBERT BEAUSOLIEL
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100